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Abstract—Massive multiple-input multiple-output (M-MIMO)
is an enabling technology of 5G wireless communication. The
performance of an M-MIMO system is highly dependent on the
speed and accuracy of obtaining the channel state information
(CSI). The computational complexity of channel estimation for an
M-MIMO system can be reduced by making use of the sparsity of
the M-MIMO channel. In this paper, we propose the hardware-
efficient channel estimator based on angle-division multiple access
(ADMA) for the first time. Preamble, uplink (UL) and downlink
(DL) training are also implemented. For further hardware-
efficiency consideration, optimization regarding quantization and
approximation strategies have been discussed. Implementation
techniques such as pipelining and systolic processing are also
employed for hardware regularity. Numerical results and FPGA
implementation have demonstrated the advantages of the pro-
posed channel estimator.
Index Terms—M-MIMO, channel estimation, angle-division
multiple access (ADMA), VLSI, pipelining.
I. INTRODUCTION
W ITH the explosive growth of mobile applications, cloudsynchronization services and the rapid development
of high-quality multimedia services such as high resolution
image and 4K-resolution high dynamic range (HDR) video
streaming, the existing 4G mobile communication technology
could not meet the needs of enterprises and consumers for
wireless communication networks any more. As a result, 5G
mobile communication technology [2–4] has been raised up
with higher transmission speed, stronger bearing capacity, and
a wider range of applications. Massive multiple-input multiple-
output (M-MIMO) is one of the key technologies of 5G [5, 6],
owing to its plenty advantages, such as high spectral efficiency,
high power efficiency, and high robustness. The performance
of M-MIMO systems relies heavily on the acquisition of the
uplink (UL) and downlink (DL) channel state information
(CSI). However, the large-scale antenna array of M-MIMO
brings new challenges to channel estimation [7] :
• The overhead of training sequence grows due to the
increasing number of users while the reuse of training
sequence will arouse pilot contamination [8–11].
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• The growing dimension of channel matrices (CMs) or
channel covariance matrices (CCMs) makes the com-
plexity and resource consumption of the traditional UL
and DL channel estimation algorithm greatly increased,
limiting the M-MIMO system to play its superiority.
• The amount of CSI that users feed back to the base station
(BS) during DL channel estimation is growing with the
increase of the number of antennas at the BS, which is a
great burden of the feedback channel.
• Channel reciprocity makes it easy to acquire DL CSI
from UL CSI for time division duplexing (TDD) systems,
while the non-reciprocity characteristic causes that the
DL channel estimation of frequency division duplexing
(FDD) systems cannot be predigested, which is a great
burden for user’s devices.
In order to reduce the computational complexity, we need
to take advantage of the low-rank properties of the channel,
which can reduce the dimension of CMs and CCMs signifi-
cantly and acquire the valid information. Many works point out
that the directions of arrivals (DOA) as well as the directions
of departures (DOD) of propagation signals are limited in a
narrow region (i.e., the angle spread (AS) is small) because
the BS equipped with large-scale antenna array has to be
located on the top of high buildings, which is known as
the finite scattering model [12]. Another similar scenario is
the mmWave communication, where the channel is naturally
sparse and the AS equals 0 [13]. Meanwhile, due to the large-
scale antenna array of M-MIMO, the spatial resolution of
the BS is significantly improved, which means the BS can
distinguish users from different directions more easily so that
the representation of channel can be strongly sparse and there
are relatively few non-zero elements in CMs and CCMs. As
a result, a lot of new or optimized methods to acquire CSI
have been proposed [14–18], especially for DL channel esti-
mation of FDD system due to its non-reciprocity characteristic.
[14] proposed an approach under joint spatial division and
multiplexing (JSDM) scheme for DL channel estimation of
FDD system, where the sparsity of CCMs is exploited and the
eigenvalue decomposition (EVD) algorithm is required, which
is a challenge for implementation. [15] proposed a low-rank
matrix approximation based on compressed sensing (CS) and
solved via a quadratic semi-define programming (SDP), which
is novel but far too complex to implement. [16] deployed
a CS-based method with the joint channel sparsity model
(JCSM) which utilizes virtual angular domain representation
of the CM and limited local scattering in order to reduce the
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2training and feedback overhead. To this end, we first proposed
a transmission strategy based on spatial based expansion model
(SBEM) in [19], which comes from array signal processing
theory. This scheme is also known as angle-division multiple
access (ADMA) scheme. ADMA scheme has some particular
advantages:
• Due to the increased angle resolution of antenna arrays
at the BS, the angular information can be easily obtained
by the discrete Fourier transform (DFT) of CMs under
ADMA scheme.
• The angular information is corresponding to the real
directions of users with the array signal processing theory,
while the others’ methods only have a virtual angular
representation.
• As a result of the reciprocity brought by the DOA
and DOD, the complexity and overhead of DL channel
estimation and feedback can be reduced.
• The estimation algorithm mainly contains DFT calcula-
tion, matrix multiplication, sorting and grouping, which
is convenient for implementation.
As it has shown in [19], the performance of ADMA is
better than [14] and [16], especially at low signal noise
ratio (SNR). In addition, there are also blind and semi-
blind estimation methods to be explored. Those methods have
higher transmission efficiency because they need fewer (or no)
training sequences. But the result of those methods may be not
accurate at the start of transmission because the BS needs some
time to accumulate channel statistics information. Moreover,
the efficient implementation of ADMA is very challenging
due to the non-linear computation involved in algorithm level,
therefore hinder its application for channel estimation.
In order to bridge the aforementioned gap between algo-
rithm and implementation, this paper devotes itself in propos-
ing the hardware architecture for channel estimation under
ADMA scheme for the first time. Hardware-aware partition of
the algorithm is conducted. Our main technical contributions
can be listed as follows:
• We propose a hardware-efficient channel estimator under
ADMA, which takes the advantage of the sparsity of
M-MIMO systems in order to reduce the complexity,
save the amount of training sequences, and speed up the
channel estimation of large amount of users.
• We discuss the approximation of algorithm and trans-
mission strategy as well as the quantization optimization
in order to make the our channel estimator suitable for
hardware implementation.
• We propose the first channel estimator architecture with
ADMA scheme, successfully achieve higher hardware
efficiency and higher processing speed for channel es-
timation of M-MIMO systems.
• We develop an optimized architecture to simplify our
original channel estimator, with little performance loss
but huge resources reduction and higher hardware effi-
ciency.
• We present the FPGA implementation of our ADMA
channel estimator on Xilinx Virtex-7 xcvu440-flga2892-
2-e, to demonstrate its suitability for 5G wireless. The
advantages have been verified by FPGA implementations.
The remainder of this paper is organized as follows. Section
II proposes the implementation-aware partition of ADMA
algorithm. The hardware-friendly approximation and the sim-
ulation results are presented in Section III. The detailed
pipelined hardware architecture is presented in Section IV.
FPGA implementation is also given in the same section to
demonstrate the advantages. Finally, Section V concludes the
entire paper.
Notations. The notations employed in this paper are listed
in Table I for clearer representation.
TABLE I
NOTATIONS IN THIS PAPER
Symbol Definition
M number of antennas at the BS,
K number of users that the BS serves,
L length of training sequences,
τ number of parameters the BS can handle,
h / H vector h / matrix H,
[h]i the i-th element of vector h,
[H]ij the (i, j)-th element of matrix H,
hT / HT the transpose of vector h / matrix H,
hH / HH the Hermitian of vector h / matrix H,
B set B of τ continuous integers,
|B| the cardinality of the set B,
[h]B sub-vector of h by keeping the elements indexed by B,
[H]:,B sub-matrix of H by collecting the columns indexed by B,
diag {h} a diagonal matrix with the diagonal elements constructedfrom vector h,
E {·} the statistical expectation.
II. IMPLEMENTATION-AWARE PARTITION OF ADMA
CHANNEL ESTIMATION
Implementation-aware partition of ADMA channel estima-
tion is first conducted in this section.
A. Setting-Up of ADMA
For the ease of illustration, we consider a multiuser M-
MIMO system, where the BS is equipped with M (M  1)
antennas in the form of uniform linear array (ULA) and serves
K users. We assume that the number of parameters which the
BS can handle is τ . In addition, as we presume that each user
is equipped with only one antenna, the CM of user-k can be
described as a M ×1 vector hk. From array signal processing
theory, the UL channel vector hk of user-k has the form
hk =
1√
P
P∑
p=1
αkpa(θkp), (1)
where P is the number of beamforming rays, αkp is the
complex gain of the p-th ray and a(θkp) is the array manifold
vector which can be expressed as
a(θkp) =
[
1, ej
2pid
λ sin θkp , ..., ej
2pid
λ (M−1)sin θkp
]T
. (2)
Remark 1. In this paper, we do not discuss in the situa-
tion that users are equipped with multiple antennas or the
propagation signal contains multiple subcarriers in orthogonal
frequency duplex division multiplexing (OFDM) systems. In
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fact, the sparsity of the vectors which can be obtained by
collecting the row or column of channel matrices. And so do
the sparsity of channel matrices of different subcarriers. So
when we obtain the sparsity under ADMA scheme, it can be
promoted to plenty of scenarios.
B. Channel Sparsity Revealed by ADMA
To grantee the performance of the proposed channel esti-
mator, the sparsity reveal by ADMA must be kept during the
implementation process. The ADMA presents a sparse channel
representation for the channel of a M-MIMO system via the
Discrete Fourier Transform (DFT) of channel vector, i.e., h˜k.
which can be calculated by
h˜k = Fhk, (3)
where F is the M × M DFT matrix whose element is
[F]pq = e
−j 2piM pq/
√
M . For the ease of description, there are
two lemmas which can be proved from paper [19] :
Lemma 1. If P = 1 (i.e., AS is zero) and M → ∞, there
will be only one non-zero element in h˜k and the index of this
non-zero element is relative to its DOA or DOD.
Proof: For P = 1, hk can be simplified to hk =
αkpa(θkp), then the b-th element of h˜k can be calculated as[
h˜k
]
b
=
αk√
M
M−1∑
m=0
e−j(
2pi
M mb− 2piλ mdsinθk)
=
αk√
M
e−j(
2pi
M b− 2piλ dsin θk)
· sin[(
2pi
M b− 2piλ dsin θk) · M2 ]
sin[( 2piM b− 2piλ dsin θk) · 12 ]
,
(4)
If M →∞, we can get that
lim
M→∞
∣∣∣[h˜k]
b
∣∣∣ = |αk| · √M · δ( b
M
− dsinθk
λ
)
. (5)
Eq. 5 denotes the relationship between the index of the non-
zero element (i.e., b0) in h˜k and the DOA when M → ∞,
which can be described as
b0 =
Md sin θk
λ
θk = arcsin(
b0λ
Md
),
(6)
Since we have discussed the situation with P = 1 and M →
∞, we can move onto the more complex and realistic scheme:
• when P > 1 and M → ∞, each propagation ray is
corresponding to a non-zero element in h˜k. The index
of the middle element is corresponding to the DOA of
user-k while the number of the non-zero elements is
corresponding to the AS of user-k.
• when P = 1 and M is large but finite, the power leakage
emerges because the resolution of the BS is relatively
limited, which causes that b0 = Md sin θkλ is not always an
integer. However, there are only a few non-zero elements
concentrated around b0 = bMd sin θkλ e since M is large.
In fact, M denotes the sample precision of the Discrete
Time Fourier Transform (DTFT) of hk in the frequency
domain. Since the index of the non-zero elements in h˜k
is corresponding to the DOA and AS of user-k, M can
also determine the spatial resolution of the BS.
• when P > 1 and M is large but finite, it is similar to the
situation with P = 1 and M is large but finite, but the
amount of non-zero elements in h˜k will be larger, which
is interrelated to the AS of user-k.
From the above we can see that we can simply get a sparse
channel representation by applying DFT to the channel vector
and pick the non-zero elements with their indexes. In practical
scene, since the BS can handle τ (τ M ) parameters at most,
we can use τ non-zero points of the DFT channel vector h˜k
instead of all M points to represent the CSI, which can reduce
quite a lot of calculating and feedback overhead.
C. Sparsity Enhancer for ADMA
To enhance the channel sparsity under ADMA scheme, we
define:
Definition 1. Define Φ(φk) as the rotation matrix for user-k
which can be expressed as
Φ(φk) = diag
{[
1, ejφk , . . . , ej(M−1)φk
]}
, (7)
where φk ∈
[
- piM ,
pi
M
]
. Then we can add this rotate-operation
to the DFT calculating. Define h˜rok as the new channel
representation with rotation given by
h˜rok = FΦ(φk)hk. (8)
In this way, we can use less non-zero elements to represent
the channel vector. Or in practical scene, the τ non-zero
elements we pick will contain more energy of the channel,
which is a great benefit for the training overhead.
Remark 2. Notice that the rotation is actually the translation
of h˜k in the frequency domain. Since the spatial resolution
of the BS is relatively limited, we can get the sample points
aligned with the middle of the peak of the DTFT of hk to the
greatest extent via the rotation operation. Since the sampling
interval in the frequency domain is piM , it is only necessary to
search over φk ∈
[
- piM ,
pi
M
]
In this case, we can define the index set to describe the
signature of channel vectors with rotation as following:
Definition 2. Define Brok as the spatial signature of user-k
which can be determined according to
max
φk,Brok
∣∣∣∣∣∣∣∣[h˜rok ]Brok
∣∣∣∣∣∣∣∣2∣∣∣∣∣∣h˜rok ∣∣∣∣∣∣2 , subject to |B
ro
k | = τ, (9)
Now we have two parameters for each user to be determined
under ADMA scheme: φ and Bro. The main benefit of this
sparse channel representation is that we only need a few
training sequences because users from different directions
whose DOAs do not overlap can share the same training
sequence. In practical scene, we usually use τ orthogonal
training sequence which can make full use of the BS.
4Meanwhile, we can explain the transmission strategy under
ADMA scheme which can be divided into three stages: the
preamble stage, the UL training stage and the DL training
stage. The aim of the preamble stage is to collect the two
parameters of all users and divide them into different groups
according to their spatial signatures. Then in the UL training
stage and the DL training stage we can perform faster esti-
mation than conventional channel estimation methods due to
the grouping in the preamble stage. The preamble stage is not
necessary after each UL and DL training stage and the times
for UL and DL training stages after one preamble stage is
corresponding to the mobility of users.
D. Preamble Module
In the preamble period, we need to find φ and Bro for each
user so that we can allocate all users into different groups in
which the index sets, i.e., Bro of users do not overlap each
other’s.
First we allocate all K users into G groups, each containing
τ users as the BS can handle up to τ training sequences. Then
we apply the conventional UL training for each group, and the
receiving signals matrix of each group in the BS is given by
Y = HD
1/2SH + N =
τ∑
i=1
√
dihis
H
i + N, (10)
where Y ∈ CM×L, H = [h1, . . . ,hτ ] ∈ CM×τ , S =
[s1, . . . , sτ ] ∈ CL×τ , D = diag {[d1, . . . , dτ ]} ∈ Cτ×τ and
dk = P
ut
k /Lσ
2
p is used to satisfy the energy constraint (P
ut
k
is the UL training energy constraint of user-k, and σ2p is the
pilot signal training power), N ∈ CM×L is the additive white
Gaussian noise matrix. Then hk can be calculated through
linear square (LS) method as
hˆk =
1√
dkLσ2p
Ysk. (11)
Then we can find φk and Brok for each user by adopting
Eq. (9). The specific method is discussed in Section III. After
that, we need to allocate all users into Gul groups in which the
index sets of users do not overlap each other’s so that the users
in the same group can share the same training consequence,
which can be described as{
Brok ∩ Brol = ∅
min |b1 − b2| ≥ Ω , ∀b1 ∈ Brok , ∀b2 ∈ Brol ,
(12)
where Ω is a certain guard interval which depends on the
tolerance of users for the interference due to pilot reusing.
Here we present a grouping strategy that is easy for VLSI
implementation in Section IV.
E. UL Training Module
In the UL training, all K users send their training sequences
to the BS. The received signals matrix in the BS is given by
Y =
Gul∑
i=1
∑
k∈Uuli
√
dihks
H
i + N. (13)
So first we extract the channel vector for group-g through
a conventional LS method:
yg =
1
Lσ2p
Ysg. (14)
Since the two parameters of each user is different, we should
extract h˜k for each user-k through[̂
h˜rok
]
Brok
=
[
y˜rog,k
]
Brok
=
[
1√
dk
FΦ(φk)yg
]
Brok
. (15)
Finally we can recover the hˆk for user-k by
hˆk = Φ(φk)
HFH ˆ˜hrok = Φ(φk)
H
[
FH
]
:,Brok
[̂
h˜rok
]
Brok
. (16)
F. DL Training Module and Its Reciprocity
Based on the reciprocity of ADMA, the DL CSI can be
easily obtained from the UL training as shown in [19]. The
reciprocity of ADMA comes from that the propagation path
of electromagnetic wave is reciprocal. As a result, the DOA
(DOD) of DL signal is the same as the DOD (DOA) of the
UL signal. Assume that the DL spatial signature of user-k is
Brok which can determined by the UL spatial signature Brok by
applying Eq. (6):
sin θkp =
qλul
Md
=
qλdl
Md
, (17)
where q and q are the elements in Brok and Brok , while λul and
λdl denote the UL and DL carrier wavelengths. Since sin θkp
is a monotonic function with θkp ∈
[−pi2 , pi2 ], the minimum
and maximum elements of Brok and Brok have an one-to-one
correspondence, i.e.,:
qmin =
⌊
λul
λdl
qmin
⌋
, qmax =
⌈
λul
λdl
qmax
⌉
, (18)
where qmin ≤ q ≤ qmax, ∀q ∈ Brok . Meanwhile, φk can be
calculated by φk = (λ
ul/λdl)φk similarly.
The DL training is mostly the same with UL training except
the Grouping strategy. In DL training module, since users
with identical spatial signatures can be carried out with the
same beamforming vectors simultaneously, they can share
the same training sequence. Meanwhile, users whose spatial
signatures do not overlap each other’s can share the same
training sequence, which is the same with the UL training
Grouping strategy. As a result, we denote our DL training
strategy in two steps. First we allocate users with identical
spatial signatures into the same cluster. Then we allocate these
clusters in to different groups through Eq. (12). The rest of
transmission and estimation is the same with the UL training
module.
With the successful algorithm partition, we are now able
to carry out the detailed implementation-aware algorithm
optimization and module-wise architecture design as follows.
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III. APPROXIMATION AND QUANTIZATION
For simulations, the mean square error (MSE) is calculated
as follows:
MSE =
E{||hk − hˆk||2}
E{||hk||2}
. (19)
For comparison, the system parameters are set as: M =
128, K = 32, L = 64, τ = 16, θk ∈
{−48.59◦,−14.48◦, 48.59◦, 14.48◦} and ∆θk = 2◦, which
are consistent with those in [19].
A. Approximation for Sliding Window Method
The authors of [19] proposed a basic way to find Brok
for user-k by adopting a one dimensional search over φk =[
- piM ,
pi
M
]
and for each possible φk by sliding a window of
size τ over the M elements in h˜k to determine Brok that
maximizes the channel power ratio. However, there are two
main problems if we operate through this method. The first one
is that searching over φk =
[
- piM ,
pi
M
]
can not be carried out
since it is a continuous interval. Fig. 1 shows the corresponding
MSE of the simulations with N separate elements we choose
in the
[
- piM ,
pi
M
]
. As we can see from that, the MSE of N = 3
is nearly the same as those of N > 3, so N = 3 turns out to
be suitable for VLSI implementation.
−10 −5 0 5 10 15 20 25
10
−3
10
−2
10
−1
SNR/dB
M
S
E
N=257
N=9
N=7
N=5
N=3
N=1
Fig. 1. MSE results of different N .
The second problem is that this method will introduce quite
a lot latency and increase the computation complexity as
the accumulator and divider are needed. Here we have some
approximations to lower the complexity:
• The first one is to find the maximum element in |h˜rok | for
each possible φk and determine the best brok and φk for
user-k from the largest elements of all the possible φk.
• The second one is to find the maximum element and the
second largest element in |h˜rok | and calculate the quadratic
sum of the largest two elements for each possible φk.
Determine the best brok and φk from the largest quadratic
sum of all the possible φk (the index brok will be the mean
value of the indexes of the largest two elements in |h˜rok |
with φk) .
• The third one is to find the maximum element in |h˜rok |
and calculate the quadratic sum of τ continuous elements
which center on the maximum element for each possible
φk. Determine the best brok and φk from the largest
quadratic sum of all the possible φk (the index brok comes
from the largest elements in |h˜rok | with φk) .
Fig. 2 shows the MSE increase for the approximations
above. It is obvious that the performance of the third approx-
imation is nearly the same as the basic method with a divider
economized. Meanwhile, the performance loss of the first or
the second method is higher but relatively acceptable with only
one or two comparators needed.
−10 −5 0 5 10 15 20 25
10
−3
10
−2
10
−1
SNR/dB
M
S
E
Sliding Window with ratio
Sliding Window with acc
Max
Max 2 with acc
Fig. 2. MSE of different methods to determine the spatial signature of user.
B. Quantization Scheme
For quantization, the variables are quantified with 1 sign
bit, p integral bits, and q fractional bits which is expressed as
fixed [1, p, q]. The width of integer p is usually determined
by the Probability Density Function (PDF) of the data. But in
our algorithm the largest data must be less than 2q since the
channel state information contains the largest element in |h˜rok |.
Here we show the statistics of large amount of the largest
data in hk, h˜rok and |h˜rok |. According to our statistics, the
largest data is less than 28 so that the width of integral part
of variables is set as 8.
In order to determine the width of fractional part of the
variables, the corresponding MSE of double floating and
fixed simulations are illustrated in Fig. 4. From Fig. 4 the
MSE of fixed [1, 8, 6] and fixed [1, 8, 7] simulation keep
almost the same, with a slight degradation compared with the
double floating simulation. However, the MSE of fixed [1, 8, 5]
simulation is a relatively far from double floating simulation.
As a result, the quantization scheme with fixed [1, 8, 6] may
be preferred for hardware implementation.
IV. PIPELINED ARCHITECTURE
For channel estimation under ADMA scheme, the opera-
tions are conducted on the M -dimensional vectors and matri-
ces, where M is large. For low-complexity and high processing
speed, the pipelined architecture is demonstrated in Fig. 5.
In addition, the quantization scheme with “fixed [1, 8, 6]” is
employed, together with φk = {- piM , 0, piM }, respectively.
Our design has two stages controlled by a 1-to-2 switch.
Stage 1 consists of pre-treatment module, preamble processing
60 20 40 60 80 100 120
0
0.5
1
1.5
2
2.5
3
3.5
4
(a) The statistics of large amount of
the largest data in hk .
0 20 40 60 80 100 120
0
50
100
150
200
250
(b) The statistics of large amount of
the largest data in h˜rok .
0 20 40 60 80 100 120
0
50
100
150
200
250
(c) The statistics of large amount of the largest data in
∣∣∣h˜rok ∣∣∣.
Fig. 3. The statistics of large amount of the largest data in hk , h˜rok and
|h˜rok |. The maximum data appears in the element of |h˜rok |.
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Fig. 4. MSE results of double precision floating and fixed simulations.
module and UL-grouping module corresponding to Eq.s (11)
and (3). Stage 2 comprises pre-treatment module and UL-
Estimation module corresponding to Eq.s (15) and (16).
A. Module Design
1) Pre-treatment Module: The pre-treatment module can
be reused since preamble module and UL-estimation module
are processed in different time slots. Pre-treatment module
consists of data buffer and LS-based estimation module. The
LS-based estimation module corresponding to Eq. (11) can
be implemented by a systolic structure [20] whose data flow
graph is shown in Fig. 7, which is an efficient processing
method for matrix-vector multiplication. The processing el-
ement (PE) performs one complex multiplication and one
complex addition. Each PE is corresponding to one elements of
training sequence sk and one column of receiving data matrix
Y so that the data buffer is needed to get the data transmission
proper because Y is received by column (i.e., we receive M
elements in one column of Y in one clock period).
2) Fast Fourier Transform (FFT) Module: Eq. (3) can
be divided into two steps. One is a diagonal matrix and
vector multiplication which can be implemented by a com-
plex multiplier and a Φ-generator which outputs the diagonal
elements of Φ(φk) in pipeline. The other is DFT which can
be implemented by Fast Fourier Transform (FFT) processors,
reducing the computational complexity to O(M log2M). These
are plenty of structures of FFT which emphasize either higher
processing speed or less resources overhead [21–23]. For
higher hardware efficiency, the single-path feedback pipelined
hardware architecture is employed as it is shown in Fig. 9,
where the number of registers is the smallest as a result of the
application of multiplexers.
3) Up-link Grouping module: In the Up-link Grouping
module, there are two main submodules: sorting and grouping.
The sorting module is implemented by merging network [24]
in pipeline which is shown in Fig. 8. This sorting network is
mainly based on recursion, merging from 2-element compari-
son to N -element comparison (assuming log2N is a positive
integer). Meanwhile, the merger-N module is a combination of
symmetric comparing network and two bitonic sorter of N/2
elements. Then the bitonic sorter-N/2 can be implemented
by a half cleaner-N/2 module and two bitonic sorter-N/4.
The grouping module is implemented by a systolic structure
shown in Fig. 10 where each comparing PE is corresponding
to a group and decide if the latest input brok is suitable for
the group by comparing it with the latest brol in this group.
Since the outputs of sorting module is paralleled and the input
of grouping module is serial, a parallel-to-serial module is
necessary.
Remark 3. Notice that the grouping messages are sent to
users through a independent feedback channel which is not
contained in our hardware design.
4) Up-link estimation module: In the Up-link estimation
module, the implementation of Eq. (15) is a combination
of a complex multiplier, an FFT module and an extraction
module. Besides, the implementation of Eq. (16) consists of an
Inverse Fast Fourier Transform (IFFT) module and a complex
multiplier. Due to the sparsity of h˜k, the IFFT module can be
treated as an M × τ matrix and τ × 1 vector multiplication
which can be implemented by systolic structure which consists
of τ PEs for higher efficiency.
B. Optimized Architecture without Rotation
As we can see from the Fig. 5, the FFT modules of preamble
processing module and Up-link estimation module could be
reused since they are not deployed at the same time. However,
the spatial signatures of users in the same group are different,
leading to the waste of FFT module. Here we find that we
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Fig. 5. The overall hardware architecture of channel estimation under ADMA scheme. The number of preamble processing module is equal to the number
of training sequences τ and the number of UL estimation module is equal to the number of users in order to achieve the highest processing speed.
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Fig. 7. Systolic structure of LS-based estimation module.
can simply omit the rotation operations as the architecture
shown in Fig. 6, which reuses the FFT module and reduces
the number of FFT modules from τ + K to τ , saving the
resources a lot.
C. Processing Schedule and Overhead Analysis
For channel estimation under ADMA scheme, the timing of
the entire design is shown in Fig. 11, where Ts is the clock
cycle. we can see that each module is processed in pipeline
except the UL-grouping module. The timing of the optimized
architecture without rotation is the same with it is shown in
Fig. 11. The resource statistics of each module is listed in
Table II. In addition, the latency and processing time of each
module is listed in Table III. Here, “Latency” is associated
with one data package, and “Processing time” is associated
with M data packages. Notice that P is an integer between
0 and M − 1 which is determined by the spatial signature of
each user.
D. FPGA Implementation Results
In order to demonstrate the advantage of channel esti-
mation under ADMA scheme, our architectures are imple-
mented with Xilinx Virtex-7 Ultrascale vu440-flga2892-2-e
FPGA. For the ease of Implementation, the parameters are
set as M = 128, K = 16, L = 4, τ = 4, θk ∈
{−48.59◦,−14.48◦, 48.59◦, 14.48◦} and ∆θk = 2◦. The
resources overhead and maximum frequency are shown in
Table IV. We can see that the omission of rotation operations
brings us 54% reduction in LUTs, 57% reduction in registers,
55% reduction in block RAMs and 60% reduction in DSPs.
And for the timing constraints, since the critical path lies in the
FFT module, the maximum frequency of these two architecture
can both reach 217.39 megahertz.
V. CONCLUSIONS
In this paper, the hardware-efficient channel estimator based
on ADMA scheme is first proposed. The corresponding op-
timizations on quantization and approximation are presented
as well. To achieve high efficiency and low complexity,
the pipelining technique and systolic structure have been
employed to tailor the architecture for regularity. Finally,
FPGA implementations are given. Suggestions on the choice
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TABLE II
RESOURCE COST OF THE PROPOSED ESTIMATOR
Modules Complex Multipliers Complex Adders Real Comparators Registers
LS-based Estimation L L 0 L− 1
FFT log
2
M − 1 2log
2
M 0 M − 1
ABS 1 0 0 0
Max-selection 0 0 1 1
Sorting 0 0 Klog2K Klog2K(log2K + 1)/2
Grouping 0 1 τ 2τ
Extraction 0 0 1 0
IFFT τ τ 0 τ − 1
BF
1 D
 D
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M
M
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Fig. 9. Feed-back pipelined hardware architecture of FFT module.
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Fig. 10. Systolic structure of Grouping module.
of rotation are listed. Future work will be directed towards its
application in our 5G Cloud Testbed.
TABLE III
LATENCY AND PROCESSING TIME
Modules Latency (Ts) Processing time (Ts)
LS-based Estimation L− 1 L+M
FFT M − 1 2M − 1
Max-Selection M M
Sorting - log2K(log2K + 1)/2
Grouping - K + τ
Extraction P P
IFFT τ M + τ
TABLE IV
FPGA IMPLEMENTATION RESULTS
Structures With Rotation Without Rotation
LUTs 52, 416 24, 130
Registers 90, 191 38, 464
Block RAMs 220 100
DSPs 1, 092 432
Frequency (MHz) 217.39 217.39
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